






**Problem 3:**

**25 points**

Consider a 2-MB cache with 32-byte cache lines. The address is 27 bits, and the cache access is byte-aligned. The data output is also 8 bits, and the MUX selects one byte out of the 64-bytes in a cache line.

- Fill in the table for the direct-mapped (DM) cache shown in figure, using the delay equations given in the table below. Assume that two bits are reserved for the "Status" field and that the delay for the two-input AND gate is 500 psec.
- Show the critical path in the following hardware and compute the memory access time in pico seconds.
- If the processor to which this cache memory will be coupled works at 300MHz, how many cycles would one memory access require?



Component	Delay equation (ps)		DM (ps)
Decoder	$200 \times (\# \text{ of index bits}) + 1000$	Tag	
		Data	
Memory array	$200 \times \log_2 (\# \text{ of rows}) + 200 \times \log_2 (\# \text{ of bits in a row}) + 1000$	Tag	
		Data	
Comparator	$200 \times (\# \text{ of tag bits}) + 1000$		
N-to-1 MUX	$500 \times \log_2 N + 1000$		
Data output driver	$500 \times (\text{associativity}) + 1000$		
Valid output driver	1000		





